Scalable RSA Processor in Reconfigurable Hardware - a SoC Building Block

نویسندگان

  • Viktor Fischer
  • Miloš Drutarovský
چکیده

The paper introduces a scalable programmable RSA cryptographic processor implemented as IP core in Field Programmable Devices (FPD). The processor is built on three main blocks – an embedded standard microcontroller, a scalable Montgomery Multiplication unit and simple vector adder unit. All blocks are implemented in VHDL as parameterized modules. The IP core is developed as a System on a Chip (SoC) building block for public-key exchange schemes to be used in more complex cryptographic chip using both symmetrical and asymmetrical algorithms. There is no limitation on the maximum size of RSA operands and the selection of actual word-size can be made according to the available FPD capacity and/or desired performance.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Hardware-Software Codesign in Embedded Asymmetric Cryptography Application – a Case Study

This paper presents a case study of a hardware-software codesign of the RSA cipher embedded in reconfigurable hardware. The soft cores of Altera’s Nios RISC processor are used as the basic building block of the proposed complete embedded solutions. The effect of moving computationally intensive parts of RSA into an optimized parameterized scalable Montgomery coprocessor(s) is analyzed and compa...

متن کامل

Hardware-Software Codesign in Embedded Asymmetric Cryptographiy Application - A Case Study

This paper presents a case study of a hardware-software codesign of the RSA cipher embedded in reconfigurable hardware. The 16 and 32-bit soft cores of Altera’s Nios RISC processor are used as the basic building block of the proposed complete embedded solutions. The effect of moving computationally intensive parts of RSA into an optimized parameterized scalable Montgomery coprocessor(s) is anal...

متن کامل

Implementation of Scalable Montgomery Multiplication Coprocessor in Altera Reconfigurable Hardware

* Technical University of Košice, Department of Electronics and Multimedia Communications, Park Komenského 13, 04120 Košice, Slovak Republic, E-mail: [email protected], Tel: ++421-55-6024169 , Fax: ++421-55-6323989 ** Laboratoire Traitement du Signal et Instrumentation, Unité Mixte de Recherche CNRS 5516, Université Jean Monnet, Saint-Etienne, France, E-mail: [email protected] ...

متن کامل

Montgomery Multiplication Coprocessor for Altera NIOS Embedded Processor

This paper describes scalable Montgomery Multiplication (MM) coprocessor optimized for Altera NIOS embedded processor implemented in reconfigurable hardware. Features of the NIOS soft processor Avalon Bus are used to connect the coprocessor as a memory mapped peripheral so that the overall performance is improved. Implemented coprocessor performs modular MM with large numbers (up to 4096 bits),...

متن کامل

A FPGA Implementation of High Security Hybrid Reconfigurable Cryptographic Processor with RSA and SEA

Data security is in Demand in everyday life of Digital World, since Digital data’s can be reproduced much easily. To achieve the maximum security required a Parallel Processing, User Reconfigurable Cryptographic RISC Microprocessor is proposed in our paper. Rather than protecting the data using tools and external codes, a microprocessor is specially designed in our project to offer maximum digi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001